| Server IP : 85.214.239.14 / Your IP : 3.147.46.174 Web Server : Apache/2.4.62 (Debian) System : Linux h2886529.stratoserver.net 4.9.0 #1 SMP Tue Jan 9 19:45:01 MSK 2024 x86_64 User : www-data ( 33) PHP Version : 7.4.18 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals,pcntl_unshare, MySQL : OFF | cURL : OFF | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : OFF Directory : /proc/2/task/2/root/proc/2/cwd/usr/include/postgresql/9.6/server/port/ |
Upload File : |
/*------------------------------------------------------------------------- * * pg_crc32c.h * Routines for computing CRC-32C checksums. * * The speed of CRC-32C calculation has a big impact on performance, so we * jump through some hoops to get the best implementation for each * platform. Some CPU architectures have special instructions for speeding * up CRC calculations (e.g. Intel SSE 4.2), on other platforms we use the * Slicing-by-8 algorithm which uses lookup tables. * * The public interface consists of four macros: * * INIT_CRC32C(crc) * Initialize a CRC accumulator * * COMP_CRC32C(crc, data, len) * Accumulate some (more) bytes into a CRC * * FIN_CRC32C(crc) * Finish a CRC calculation * * EQ_CRC32C(c1, c2) * Check for equality of two CRCs. * * Portions Copyright (c) 1996-2016, PostgreSQL Global Development Group * Portions Copyright (c) 1994, Regents of the University of California * * src/include/port/pg_crc32c.h * *------------------------------------------------------------------------- */ #ifndef PG_CRC32C_H #define PG_CRC32C_H #include "port/pg_bswap.h" typedef uint32 pg_crc32c; /* The INIT and EQ macros are the same for all implementations. */ #define INIT_CRC32C(crc) ((crc) = 0xFFFFFFFF) #define EQ_CRC32C(c1, c2) ((c1) == (c2)) #if defined(USE_SSE42_CRC32C) /* Use SSE4.2 instructions. */ #define COMP_CRC32C(crc, data, len) \ ((crc) = pg_comp_crc32c_sse42((crc), (data), (len))) #define FIN_CRC32C(crc) ((crc) ^= 0xFFFFFFFF) extern pg_crc32c pg_comp_crc32c_sse42(pg_crc32c crc, const void *data, size_t len); #elif defined(USE_SSE42_CRC32C_WITH_RUNTIME_CHECK) /* * Use SSE4.2 instructions, but perform a runtime check first to check that * they are available. */ #define COMP_CRC32C(crc, data, len) \ ((crc) = pg_comp_crc32c((crc), (data), (len))) #define FIN_CRC32C(crc) ((crc) ^= 0xFFFFFFFF) extern pg_crc32c pg_comp_crc32c_sse42(pg_crc32c crc, const void *data, size_t len); extern pg_crc32c pg_comp_crc32c_sb8(pg_crc32c crc, const void *data, size_t len); extern pg_crc32c (*pg_comp_crc32c) (pg_crc32c crc, const void *data, size_t len); #else /* * Use slicing-by-8 algorithm. * * On big-endian systems, the intermediate value is kept in reverse byte * order, to avoid byte-swapping during the calculation. FIN_CRC32C reverses * the bytes to the final order. */ #define COMP_CRC32C(crc, data, len) \ ((crc) = pg_comp_crc32c_sb8((crc), (data), (len))) #ifdef WORDS_BIGENDIAN #define FIN_CRC32C(crc) ((crc) = BSWAP32(crc) ^ 0xFFFFFFFF) #else #define FIN_CRC32C(crc) ((crc) ^= 0xFFFFFFFF) #endif extern pg_crc32c pg_comp_crc32c_sb8(pg_crc32c crc, const void *data, size_t len); #endif #endif /* PG_CRC32C_H */